Memory controller and flash memory system limiting data transfer rate
Abstract:
Disclosed herein is a memory controller controlling data transfer between a host system and a flash memory. The memory controller is configured to limit a data transfer rate in a second period following a first period to a predetermined rate lower than a maximum rate when the data transfer rate in a first period satisfies a predetermined condition.
Public/Granted literature
Information query
Patent Agency Ranking
0/0