Invention Grant
- Patent Title: Error rate reduction in a non-volatile memory (NVM), including magneto-resistive random access memories (MRAMs)
-
Application No.: US17247376Application Date: 2020-12-09
-
Publication No.: US11379307B2Publication Date: 2022-07-05
- Inventor: Anirban Roy , Nihaar N. Mahatme
- Applicant: NXP USA, Inc.
- Applicant Address: US TX Austin
- Assignee: NXP USA, Inc.
- Current Assignee: NXP USA, Inc.
- Current Assignee Address: US TX Austin
- Main IPC: G06F11/10
- IPC: G06F11/10 ; G11C11/16

Abstract:
A magnetoresistive random-access memory (MRAM) device includes an array of MRAM bit cells grouped into words, each word having specified number of data bit cells, error correction code (ECC) bit cells, and at least two inversion indicator bit cells, the inversion indicator bit cells being redundant of each other; and a memory controller. The memory controller is configured to, for each of the words, set the inversion indicator bit cells to indicate whether the number of data bit cells in a word having a zero value is greater than the number of data bit cells having a one value, invert the zeroes and ones in the bit cells when the inversion indicator bit cells are set to indicate a greater number of zeroes than ones in the data bit cells of the word, and revert the data bit cells to their value before the zeroes and ones were inverted.
Public/Granted literature
Information query