A memory system includes a memory device including plural non-volatile memory cells storing firmware and a controller configured to load the firmware in a volatile memory and employ a plurality of cores, each capable of performing an operation based on the firmware. A core, which is in a standby state or an idle state between the plurality of cores, is configured to check whether an error has occurred in the volatile memory in which the firmware is loaded.