Invention Grant
- Patent Title: Graphics processing unit and high bandwidth memory integration using integrated interface and silicon interposer
-
Application No.: US17087043Application Date: 2020-11-02
-
Publication No.: US11410981B2Publication Date: 2022-08-09
- Inventor: Chan H. Yoo , Owen R. Fay
- Applicant: Micron technology, inc.
- Applicant Address: US ID Boise
- Assignee: Micron technology, inc.
- Current Assignee: Micron technology, inc.
- Current Assignee Address: US ID Boise
- Agency: Perkins Coie LLP
- Main IPC: H01L25/18
- IPC: H01L25/18 ; H01L25/00 ; H01L23/00 ; H01L23/522 ; H01L23/48

Abstract:
A semiconductor device assembly that includes first and second semiconductor devices connected directly to a first side of a substrate and a plurality of interconnects connected to a second side of the substrate. The substrate is configured to enable the first and second semiconductor devices to communicate with each other through the substrate. The substrate may be a silicon substrate that includes complementary metal-oxide-semiconductor (CMOS) circuits. The first semiconductor device may be a processing unit and the second semiconductor device may be a memory device, which may be a high bandwidth memory device. A method of making a semiconductor device assembly includes applying CMOS processing to a silicon substrate, forming back end of line (BEOL) layers on a first side of the substrate, attaching a memory device and a processing unit directly to the BEOL layers, and forming a redistribution layer on the second side of the substrate.
Public/Granted literature
Information query
IPC分类: