Multimedia application processor architecture
Abstract:
This disclosure provides a multimedia application processor architecture, comprising a master control system, at least two groups of independent multimedia application processors, at least two groups of common CPU, a power manager, and a common interface and CPU bus, wherein the master control system is connected to each group of the independent multimedia application processors, each group of the common CPU, the power manager, and the common interface and CPU bus respectively, and is configured to control and manage, and provide power control and management for, the at least two groups of independent multimedia application processors, the at least two groups of common CPU, the power manager, and the common interface and CPU bus, each group of the common CPU is connected to the independent multimedia application processors for providing a backup central processor data processing capability for the independent multimedia application processors.
Public/Granted literature
Information query
Patent Agency Ranking
0/0