Burst-mode memory with column multiplexer
Abstract:
A memory is provided that is configured to practice both a normal read operation and also a burst mode read operation. A column multiplexer selects from a plurality of columns using a pair of pass transistor for each column. The column multiplexer drives a true input node and a complement input node of an output data latch.
Public/Granted literature
Information query
Patent Agency Ranking
0/0