Invention Grant
- Patent Title: Three-dimensional packaging techniques for power FET density improvement
-
Application No.: US16817203Application Date: 2020-03-12
-
Publication No.: US11476232B2Publication Date: 2022-10-18
- Inventor: Albert M. Wu , John David Brazzle , Zafer Kutlu
- Applicant: Analog Devices International Unlimited Company
- Applicant Address: IE Limerick
- Assignee: Analog Devices International Unlimited Company
- Current Assignee: Analog Devices International Unlimited Company
- Current Assignee Address: IE Limerick
- Agency: Schwegman Lundberg & Woessner, P.A.
- Main IPC: H01L25/065
- IPC: H01L25/065 ; H01L25/00 ; H01L21/56 ; H01L23/31

Abstract:
A packaging technology in which power switching elements, such as field-effect transistors (FETs), can be oriented in a vertical position relative to the printed circuit board (PCB) on which the product is mounted. The power die including the switching element(s) can essentially stand “on end” so that they take up very little PCB area. Multiple dies can be positioned this way, and the dies can be attached to a heat sink structure, which is designed to take the heat generated by the dies onto the top of the package. The heat sink structure can be attached to a structure to route the power and analog signals properly to the desired pins/leads/balls of the finished product. Using these techniques can result in a significant increase in the power density (both PCB space and solution volume) of power switching elements, e.g., FETs.
Public/Granted literature
- US20200312814A1 THREE-DIMENSIONAL PACKAGING TECHNIQUES FOR POWER FET DENSITY IMPROVEMENT Public/Granted day:2020-10-01
Information query
IPC分类: