Fan out package and methods
Abstract:
A semiconductor device and method is disclosed. Devices shown include a die coupled to an integrated routing layer, wherein the integrated routing layer includes a first width that is wider than the die. Devices shown further included a molded routing layer coupled to the integrated routing layer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0