Processor with instruction iteration
Abstract:
A processor includes a plurality of execution units. At least one of the execution units is configured to repeatedly execute a first instruction based on a first field of the first instruction indicating that the first instruction is to be iteratively executed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0