Invention Grant
- Patent Title: Method for eliminating false paths of a circuit unit to be implemented using a system
-
Application No.: US17358119Application Date: 2021-06-25
-
Publication No.: US11574098B2Publication Date: 2023-02-07
- Inventor: Chun-Jiun Dai , Hung-Jen Liao , Wei-Min Chan , Yen-Huei Chen
- Applicant: Taiwan Semiconductor Manufacturing Company Limited
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Company Limited
- Current Assignee: Taiwan Semiconductor Manufacturing Company Limited
- Current Assignee Address: TW Hsinchu
- Agency: Jones Day
- Main IPC: G06F30/00
- IPC: G06F30/00 ; G06F30/33 ; G06F30/337 ; G06F30/3312 ; G06F30/398 ; G06F30/30 ; G06F30/394

Abstract:
A system includes a net-identifying module and a false path-eliminating module. The net-identifying module is configured to receive first and second electronic lists associated with a circuit unit, to identify a net of the circuit unit based on the first electronic list, and to provide a net information output that includes information associated with the net. The false path-eliminating module is coupled to the net-identifying module and is configured to select, in the second electronic list, a path of the circuit unit that does not traverse through the net and provide a path information output that includes information associated with the path.
Public/Granted literature
- US20210319160A1 Method for Eliminating False Paths of a Circuit Unit To Be Implemented Using a System Public/Granted day:2021-10-14
Information query