Invention Grant
- Patent Title: Multi-gate semiconductor device and method for forming the same
-
Application No.: US17011274Application Date: 2020-09-03
-
Publication No.: US11575046B2Publication Date: 2023-02-07
- Inventor: I-Sheng Chen , Tzu-Chiang Chen , Cheng-Hsien Wu , Ling-Yen Yeh , Carlos H. Diaz
- Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsinchu
- Agency: Birch, Stewart, Kolasch & Birch, LLP
- Main IPC: H01L29/78
- IPC: H01L29/78 ; H01L29/66 ; H01L21/8234 ; H01L21/8238 ; H01L27/088 ; H01L21/768 ; H01L27/092 ; B82Y10/00 ; H01L29/423 ; H01L29/775 ; H01L29/08 ; H01L29/786 ; H01L29/40 ; H01L27/06 ; H01L21/822 ; H01L29/06

Abstract:
A method for forming a multi-gate semiconductor device includes forming a fin structure including alternating stacked first semiconductor layers and second semiconductor layers over a substrate, forming a dummy gate structure across the fin structure, forming a first spacer alongside the dummy gate structure, removing a first portion of the first spacer to expose the dummy gate structure, forming a second spacer between a second portion of first spacer and the dummy gate structure after removing the first portion of the first spacer, removing the dummy gate structure to expose a sidewall of the second spacer, removing the first semiconductor layers of the fin structure to form a plurality of nanostructures from the second semiconductor layers of the fin structure, and forming a gate conductive structure to wrap around the plurality of nanostructures. The gate conductive structure is in contact with the sidewall of the second spacer.
Information query
IPC分类: