Nonvolatile memory apparatus performing consecutive access operations and an operation method of the nonvolatile memory apparatus
Abstract:
A nonvolatile memory apparatus includes a memory cell array and a memory control circuit. The memory cell array includes a plurality of sub arrays each including a plurality of memory cells coupled to a plurality of bit lines. The memory control circuit sequentially couples thereto, based on a single read command signal, at least a single bit line disposed on the respective sub arrays to sequentially access a memory cell coupled to the at least single bit line.
Information query
Patent Agency Ranking
0/0