Display panel including barrier holes formed through stack of planarization layer and pixel defining layer
Abstract:
A display panel and a manufacturing method thereof are provided in the present application. The display panel includes a substrate, a planarization layer disposed on the substrate, and a pixel definition layer disposed on the planarization layer. The display panel includes a test region, wherein a plurality of virtual pixel openings are disposed in the pixel definition layer positioned in the test region, and a plurality of barrier holes in a one-to-one correspondence to the virtual pixel openings are disposed in the planarization layer positioned in the test region, and a barrier layer fills each of the barrier holes.
Public/Granted literature
Information query
Patent Agency Ranking
0/0