Invention Grant
- Patent Title: Spatially sparse neural network accelerator for multi-dimension visual analytics
-
Application No.: US17131121Application Date: 2020-12-22
-
Publication No.: US11620818B2Publication Date: 2023-04-04
- Inventor: Kamlesh Pillai , Gurpreet Singh Kalsi , Sreenivas Subramoney , Prashant Laddha , Om Ji Omer
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Hanley, Flight & Zimmerman, LLC
- Main IPC: G06V10/94
- IPC: G06V10/94 ; G06F7/544 ; G06N3/04 ; G06T1/60 ; G06K9/62 ; G06V20/64

Abstract:
Systems, apparatuses and methods may provide for technology that decodes data via an instruction that indicates a number of rulebooks to be processed, an input feature size, an output feature size, and a plurality of feature map base addresses, rearranges spatially distributed voxel output feature maps in the decoded data based on weight planes, and performs a channel-wise multiply-accumulate (MAC) operation on the rearranged spatially distributed voxel output feature maps to obtain an output, wherein the channel-wise MAC operation is performed as partial accumulations by a plurality of processing elements.
Public/Granted literature
- US20210110187A1 SPATIALLY SPARSE NEURAL NETWORK ACCELERATOR FOR MULTI-DIMENSION VISUAL ANALYTICS Public/Granted day:2021-04-15
Information query