High voltage integrated circuit testing interface assembly
Abstract:
An integrated circuit testing assembly, comprising a slab having a slab axis, and a first electrode and second electrode affixed relative to the slab. The first electrode has a first major axis parallel to the slab axis, is coupled to receive a first voltage for coupling to a first set of pins on an integrated circuit, and includes a first surface area facing the slab axis, wherein the first surface area does not include a surface discontinuity. The second electrode has a second major axis parallel to the slab axis, is coupled to receive a second voltage for coupling to second first set of pins on an integrated circuit, and includes a second surface area facing the slab axis, wherein the second surface area does not include a surface discontinuity.
Public/Granted literature
Information query
Patent Agency Ranking
0/0