Single phase fault isolation and restoration with loop avoidance
Abstract:
Techniques for controlling a power distribution network are provided. An electronic processor receives, a fault indication associated with a fault from a first isolation device of a plurality of isolation devices. The processor identifies a first subset of a plurality of phases associated with the fault indication and a second subset of the plurality of phases not associated with the fault indication. The processor identifies a downstream isolation device downstream of the fault. The processor sends send a first open command to the downstream isolation device for each phase in the first subset. The processor sends a close command to a tie-in isolation device for each of the plurality of phases. The processor sends a second open command to the downstream isolation device for each phase in the second subset. Responsive to identifying a potential loop configuration, the processor sends the second open command prior to the close command.
Public/Granted literature
Information query
Patent Agency Ranking
0/0