Asymmetrical processor memory architecture
Abstract:
An asymmetrical processing system is provided. The processor has a vector unit comprised of one or more computational units coupled with a vector memory space and a scalar unit coupled with a data memory space and the vector memory space, the scalar unit accessing one or more memory locations within the vector memory space.
Public/Granted literature
Information query
Patent Agency Ranking
0/0