Invention Grant
- Patent Title: Method for manufacturing a packaged circuit structure
-
Application No.: US17218556Application Date: 2021-03-31
-
Publication No.: US11683888B2Publication Date: 2023-06-20
- Inventor: Chun-Chieh Huang , Chin-Ming Liu
- Applicant: Leading Interconnect Semiconductor Technology Qinhuangdao Co., Ltd. , Qi Ding Technology Qinhuangdao Co., Ltd. , Leading Interconnect Semiconductor Technology (ShenZhen) Co., Ltd.
- Applicant Address: CN Qinhuangdao
- Assignee: Leading Interconnect Semiconductor Technology Qinhuangdao Co, Ltd.,Qi Ding Technology Qinhuangdao Co, Ltd.,Leading Interconnect Semiconductor Technology (ShenZhen) Co, Ltd.
- Current Assignee: Leading Interconnect Semiconductor Technology Qinhuangdao Co, Ltd.,Qi Ding Technology Qinhuangdao Co, Ltd.,Leading Interconnect Semiconductor Technology (ShenZhen) Co, Ltd.
- Current Assignee Address: CN Qinhuangdao; CN Qinhuangdao; CN Shenzhen
- Agency: ScienBiziP, P.C.
- Priority: CN 2110097582.X 2021.01.25
- Main IPC: H05K3/46
- IPC: H05K3/46 ; H05K1/18 ; H05K3/28

Abstract:
A package circuit structure includes a multilayer circuit board, an electronic component, and an insulating layer. The multilayer circuit board includes a metal portion and an opening. The opening is extending from a first side of the multilayer circuit board toward the second side of the multilayer circuit board facing the first side. A bottom of the opening is sealed by the metal portion. The electronic component is received in the opening and adhered to the metal portion. The electronic component is electrically connected to the multilayer circuit board and encapsulated in the opening by the insulating layer. A method for manufacturing the package circuit structure is also provided.
Public/Granted literature
- US20220240385A1 PACKAGED CIRCUIT STRUCTURE AND METHOD FOR MANUFACTURING THE SAME Public/Granted day:2022-07-28
Information query