Peak and average ICC reduction by tier-based sensing during program verify operations of non-volatile memory structures
Abstract:
A method for programming a memory block of a non-volatile memory structure, wherein the method provides, during a program verify operation, selecting only a partial segment of memory cells of a memory block for bit scan mode, applying a sensing bias voltage to one or more bit lines of the memory block associated with the selected memory cells, and initiating a bit scan mode of the selected memory cells.
Information query
Patent Agency Ranking
0/0