Unified bus architecture for a voltage regulator
Abstract:
In described examples, a voltage regulator includes a processor. A register bank is coupled to the processor. A logic block is coupled to the processor and to the register bank. The logic block receives frames. The processor programs the logic block and the register bank based on at least one of the frames.
Public/Granted literature
Information query
Patent Agency Ranking
0/0