System and method to generate a network-on-chip (NoC) description using incremental topology synthesis
Abstract:
Systems and methods are disclosed synthesis of network, such as a network-on-chip (NoC). The network is initially synthesized. In accordance with various embodiments and aspects of the invention, a tool is used to synthesize and generate the NoC from a set of constraints. The tool produces consistent results between different synthesis runs, which have slight varying constraints.
Information query
Patent Agency Ranking
0/0