Device for generating verification vector for circuit design verification, circuit design system, and reinforcement learning method of the device and the circuit design system
Abstract:
A method of reinforcement learning of a neural network device for generating a verification vector for verifying a circuit design comprising a circuit block includes inputting a test vector to the circuit block, generating one or more rewards based on a coverage corresponding to the test vector, the coverage being determined based on a state transition of the circuit block based on the test vector, and applying the one or more rewards to a reinforcement learning.
Information query
Patent Agency Ranking
0/0