Bitcell architecture using buried metal
Abstract:
Various implementations described herein are related to a device having multiple transistors that are arranged as a bitcell. The device may include multiple wordlines that are coupled to the multiple transistors. Also, one or more wordlines may be formed with frontside metal, and one or more other wordlines may be formed with buried metal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0