A semiconductor device includes a substrate, a chip underlying the substrate, a chip overlying the substrate, and a dummy die overlying the substrate. A pattern of the dummy die includes a first interior sidewall and a second interior sidewall, and a stress relief material between the first interior sidewall and the second interior sidewall to form a dummy die stress balance pattern.