Scalable system on a chip
Abstract:
A system including a plurality of processor cores, a plurality of graphics processing units, a plurality of peripheral circuits, and a plurality of memory controllers is configured to support scaling of the system using a unified memory architecture.
Public/Granted literature
Information query
Patent Agency Ranking
0/0