A semiconductor structure includes a substrate and an array of two-port (TP) SRAM cells. Each TP SRAM cell includes a write port and a read port. The array includes first and second TP SRAM cells. The write ports of the first and second TP SRAM cells abut each other. The write port of the first TP SRAM cell includes a first write pull-down (W_PD) transistor. The write port of the second TP SRAM cell includes a second W_PD transistor. The array of TP SRAM cells further includes a first source/drain contact landing on both a source/drain electrode of the first W_PD transistor and another source/drain electrode of the second W_PD transistor. The first TP SRAM cell includes a first Vss conductor located at a first metal layer. The first Vss conductor is directly above the first source/drain contact and connected to the first source/drain contact.