In one embodiment, an apparatus includes: an oscillator to output a clock signal on a first line; a switch coupled to the first line; and a voltage divider coupled to the switch. The switch may be controlled to output the clock signal through the voltage divider via the first line to a pin in a non-reset mode and prevent the clock signal from being provided to the pin in a reset mode.