Invention Grant
- Patent Title: Bias tee circuit and PoC circuit using the same
-
Application No.: US17399721Application Date: 2021-08-11
-
Publication No.: US11978941B2Publication Date: 2024-05-07
- Inventor: Shuhei Someya , Mitsuyuki Nara , Katsufumi Ehata , Shinichi Tsuchiya , Hirofumi Tomita , Yoshinobu Shimokura
- Applicant: TDK CORPORATION
- Applicant Address: JP Tokyo
- Assignee: TDK CORPORATION
- Current Assignee: TDK CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: YOUNG LAW FIRM, P.C.
- Priority: JP 20138351 2020.08.19
- Main IPC: H01P1/20
- IPC: H01P1/20 ; H03H7/01 ; H04L12/10 ; H04L12/40

Abstract:
Disclosed herein is a bias tee circuit connected between a common terminal and power supply and signal terminals, the bias tee circuit includes a capacitor inserted between the common terminal and the signal terminal, and first and second inductors inserted in series between the common terminal and the power supply terminal. The first inductor is connected on a side of the common terminal. The second inductor is connected on a side of the power supply terminal. The second inductor is higher in self-resonance frequency and lower in Q value than the first inductor.
Public/Granted literature
- US20220060342A1 BIAS TEE CIRCUIT AND PoC CIRCUIT USING THE SAME Public/Granted day:2022-02-24
Information query