Peripheral circuit having recess gate transistors and method for forming the same
Abstract:
In certain aspects, a memory device includes an array of memory cells and a plurality of peripheral circuits coupled to the array of memory cells. The peripheral circuits include a first peripheral circuit including a recess gate transistor. The peripheral circuits also include a second peripheral circuit including a flat gate transistor.
Information query
Patent Agency Ranking
0/0