Invention Grant
- Patent Title: System and method for latency-aware mapping of quantum circuits to quantum chips
-
Application No.: US18048522Application Date: 2022-10-21
-
Publication No.: US12136019B2Publication Date: 2024-11-05
- Inventor: Ali Javadiabhari , Scott Douglas Lekuch , Ken Inoue
- Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Applicant Address: US NY Armonk
- Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
- Current Assignee Address: US NY Armonk
- Agency: Amin, Turocy & Watson, LLP
- Main IPC: G06N10/00
- IPC: G06N10/00 ; B82Y10/00 ; H03M1/66

Abstract:
A quantum circuit generator for a quantum computer includes a controller; and a plurality of analog conversion units (ACUs) operatively connected to the controller, each ACU being operatively connected to a corresponding qubit of a plurality of qubits, wherein each ACU is configured to convert a digital input from the controller into an analog input at a microwave frequency to control a quantum state of the corresponding qubit. The controller is configured to generate a quantum circuit using at least two qubits of the plurality of qubits, the at least two qubits being selected by the controller based on corresponding classical bits being mapped by the controller and based on latency of the generated quantum circuit so that the generated quantum circuit has a latency less than a threshold latency.
Public/Granted literature
- US20230169379A1 SYSTEM AND METHOD FOR LATENCY-AWARE MAPPING OF QUANTUM CIRCUITS TO QUANTUM CHIPS Public/Granted day:2023-06-01
Information query