Invention Grant
- Patent Title: Integrated assemblies having voids along regions of gates, and methods of forming conductive structures
-
Application No.: US17891480Application Date: 2022-08-19
-
Publication No.: US12150292B2Publication Date: 2024-11-19
- Inventor: Sanh D. Tang
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Wells St. John P.S.
- Main IPC: H10B12/00
- IPC: H10B12/00

Abstract:
Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing second side. A first conductive structure is adjacent to the first side and is operatively proximate the channel region to gatedly control coupling of the first and second source/drain regions through the channel region. A second conductive structure is adjacent to the second side and is spaced from the second side by an intervening region which includes a void. Some embodiments include methods of forming integrated assemblies.
Public/Granted literature
- US20220406785A1 Integrated Assemblies Having Voids Along Regions of Gates, and Methods of Forming Conductive Structures Public/Granted day:2022-12-22
Information query