Invention Grant
- Patent Title: Transistor substrate including wirings connecting between transistor and driver
-
Application No.: US18411390Application Date: 2024-01-12
-
Publication No.: US12170290B2Publication Date: 2024-12-17
- Inventor: Gen Koide , Masaki Murase , Nobuyuki Ishige
- Applicant: Japan Display Inc.
- Applicant Address: JP Tokyo
- Assignee: Japan Display Inc.
- Current Assignee: Japan Display Inc.
- Current Assignee Address: JP Tokyo
- Agency: Maier & Maier, PLLC
- Priority: JP2015-079124 20150408
- Main IPC: H01L27/12
- IPC: H01L27/12 ; H10K59/131 ; G02F1/1362 ; G02F1/1368 ; H01L29/786
Abstract:
In a transistor substrate of a display device, a plurality of signal lines to which any one of drive signals of a gate signal and a video signal is supplied include a plurality of first signal lines to which the drive signal is supplied. The first signal line is connected to a driving driver, and is formed in an edge region positioned between an end portion of a substrate and a pixel region and in the pixel region. The first signal line is formed to pass through a first wiring formed in a first layer from a second wiring formed in a second layer in the edge region.
Public/Granted literature
- US20240153964A1 TRANSISTOR SUBSTRATE Public/Granted day:2024-05-09
Information query
IPC分类:
