- Patent Title: Semiconductor arrangement comprising a source pad, gate pad, drain pad, backside interconnect line, and backside contact, and backside conductive line and method of making
-
Application No.: US18231847Application Date: 2023-08-09
-
Publication No.: US12183788B2Publication Date: 2024-12-31
- Inventor: Shih-Wei Peng , Jiann-Tyng Tzeng
- Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Applicant Address: TW Hsin-Chu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Current Assignee Address: TW Hsin-Chu
- Agency: Cooper Legal Group, LLC
- Main IPC: H01L29/06
- IPC: H01L29/06 ; H01L29/78

Abstract:
A method of forming a semiconductor arrangement includes forming a first source pad over a semiconductor layer. A first nanosheet is formed contacting the first source pad. A gate pad is formed adjacent the first nanosheet. A first drain pad is formed over the gate pad and contacting the first nanosheet. A backside interconnect line is formed under the gate pad and the first source pad. A first backside contact is formed contacting at least one of the backside interconnect line, the first source pad, or the gate pad.
Public/Granted literature
- US20230387201A1 SEMICONDUCTOR ARRANGEMENT AND METHOD OF MAKING Public/Granted day:2023-11-30
Information query
IPC分类: