A physical arrangement of at least two power switches and at least one capacitor in a power loop. At least one of the switches is formed of at least two parallel electronic devices, such as transistors. The arrangement minimizes total power loop impedance and results in approximately equal impedance in each parallel branch of the switch formed of two parallel devices, thereby resulting in approximately equal currents in the switches.