Invention Grant
- Patent Title: Semiconductor package
-
Application No.: US17651965Application Date: 2022-02-22
-
Publication No.: US12300682B2Publication Date: 2025-05-13
- Inventor: Jia Liu , Toshihiro Tsujimura , Masahiko Hori , Tatsuo Tonedachi
- Applicant: Kabushiki Kaisha Toshiba , Toshiba Electronic Devices & Storage Corporation
- Applicant Address: JP Tokyo; JP Tokyo
- Assignee: Kabushiki Kaisha Toshiba,Toshiba Electronic Devices & Storage Corporation
- Current Assignee: Kabushiki Kaisha Toshiba,Toshiba Electronic Devices & Storage Corporation
- Current Assignee Address: JP Tokyo; JP Tokyo
- Agency: Maier & Maier, PLLC
- Priority: JP2021-151260 20210916
- Main IPC: H01L25/16
- IPC: H01L25/16 ; H01L23/00 ; H01L23/538 ; H01L23/66 ; H01L31/12 ; H01L23/31

Abstract:
A semiconductor package includes a PDA chip, a MOS chip, and a wiring plate including a first principal surface and a second principal surface, the first principal surface being provided with a first rigid plate that is non-conductive and a second rigid plate that is conductive, the PDA chip being fixed to the first rigid plate by using a non-conductive bonding agent, a lower surface terminal of the MOS chip being soldered to the second rigid plate, the second principal surface being provided with an input terminal and an output terminal, the input terminal being electrically connected to the PDA chip, the output terminal being electrically connected to the second rigid plate.
Public/Granted literature
- US20230080478A1 SEMICONDUCTOR PACKAGE Public/Granted day:2023-03-16
Information query
IPC分类: