Invention Grant
- Patent Title: Gate to source drain interconnects
-
Application No.: US17577800Application Date: 2022-01-18
-
Publication No.: US12327788B2Publication Date: 2025-06-10
- Inventor: Shuen-Shin Liang , Chia-Hung Chu , Po-Chin Chang , Tzu-Pei Chen , Ken-Yu Chang , Hung-Yi Huang , Harry Chien , Wei-Yip Loh , Chun-I Tsai , Hong-Mao Lee , Sung-Li Wang , Pinyen Lin
- Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Applicant Address: TW Hsinchu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- Current Assignee Address: TW Hsinchu
- Agency: Birch, Stewart, Kolasch & Birch, LLP
- Main IPC: H01L23/522
- IPC: H01L23/522 ; H01L21/768 ; H01L23/485 ; H10D64/01

Abstract:
A method for manufacturing a semiconductor device includes: forming a lower metal contact in a trench of a first dielectric structure, the lower metal contact having a height less than a depth of the trench and being made of a first metal material; forming an upper metal contact to fill the trench and to be in contact with the lower metal contact, the upper metal contact being formed of a second metal material different from the first metal material and having a bottom surface with a dimension the same as a dimension of a top surface of the lower metal contact; forming a second dielectric structure on the first dielectric structure; and forming a via contact penetrating through the second dielectric structure to be electrically connected to the upper metal contact, the via contact being formed of a metal material the same as the second metal material.
Public/Granted literature
- US20230230916A1 SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME Public/Granted day:2023-07-20
Information query
IPC分类: