Invention Application
US20110036626A1 MULTI-LAYER PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING MULTI-LAYER PRINTED CIRCUIT BOARD 有权
多层印刷电路板及制造多层印刷电路板的方法

  • Patent Title: MULTI-LAYER PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING MULTI-LAYER PRINTED CIRCUIT BOARD
  • Patent Title (中): 多层印刷电路板及制造多层印刷电路板的方法
  • Application No.: US12913258
    Application Date: 2010-10-27
  • Publication No.: US20110036626A1
    Publication Date: 2011-02-17
  • Inventor: Motoo ASAIDongdong WangTakahiro Mori
  • Applicant: Motoo ASAIDongdong WangTakahiro Mori
  • Applicant Address: JP Ogaki-shi
  • Assignee: IBIDEN CO., LTD.
  • Current Assignee: IBIDEN CO., LTD.
  • Current Assignee Address: JP Ogaki-shi
  • Priority: JP11-154497 19990602; JP11-326797 19991117; JP11-352659 19991213; JP11-353868 19991214; JP2000-033170 20000210
  • Main IPC: H05K1/11
  • IPC: H05K1/11
MULTI-LAYER PRINTED CIRCUIT BOARD AND METHOD OF MANUFACTURING MULTI-LAYER PRINTED CIRCUIT BOARD
Abstract:
A multi-layer printed circuit board including a first insulating layer, a first conductor layer having conductor circuits on one surface of the first insulating layer, a second conductor layer having conductor circuits on the opposite surface of the first insulating layer, a second insulating layer on the second conductor and first insulating layers, and a third conductor layer having conductor circuits on the second insulating layer on the opposite side of the second conductor layer. The first and second insulating layers have first and second via holes which are formed in openings of the first and second insulating layers and made of conductive materials filled to the top of the openings such that conductor circuits in the first and third conductor layers are connected to one or more conductor circuits in the second conductor layer, and the first and second via holes are tapering toward the second conductor layer.
Information query
Patent Agency Ranking
0/0