Invention Application
- Patent Title: WIRING SUBSTRATE AND METHOD OF MANUFACTURING WIRING SUBSTRATE
- Patent Title (中): 接线基板和制造接线基板的方法
-
Application No.: US14444135Application Date: 2014-07-28
-
Publication No.: US20140332259A1Publication Date: 2014-11-13
- Inventor: Tetsuyuki TSUCHIDA , Toshikazu OKUBO , Ikuo SHOHJI , Takahiro KANO
- Applicant: TOPPAN PRINTING CO., LTD. , NATIONAL UNIVERSITY CORPORATION GUNMA UNIVERSITY
- Applicant Address: JP Tokyo JP Maebashi
- Assignee: TOPPAN PRINTING CO., LTD.,NATIONAL UNIVERSITY CORPORATION GUNMA UNIVERSITY
- Current Assignee: TOPPAN PRINTING CO., LTD.,NATIONAL UNIVERSITY CORPORATION GUNMA UNIVERSITY
- Current Assignee Address: JP Tokyo JP Maebashi
- Priority: JP2012-017261 20120130
- Main IPC: H05K1/09
- IPC: H05K1/09 ; C23C18/36 ; H05K3/24

Abstract:
A wiring substrate includes an electrode including Cu or a Cu alloy, and a plated film including an electroless nickel-plated layer formed on the electrode and an electroless gold-plated layer formed on the electroless nickel-plated layer. The electroless nickel-plated layer is formed by co-precipitation of Ni, P, Bi, and S, the electroless nickel-plated layer includes a content of P of 5% by mass or more and less than 10% by mass, a content of Bi of 1 ppm by mass to 1,000 ppm by mass, and a content of S of 1 ppm by mass to 2,000 ppm by mass, and a mass ratio of the content of S to the content of Bi (S/Bi) is more than 1.0.
Public/Granted literature
- US09572252B2 Wiring substrate and method of manufacturing wiring substrate Public/Granted day:2017-02-14
Information query