Invention Application
- Patent Title: CORE LAYER WITH FULLY ENCAPSULATED CO-AXIAL MAGNETIC MATERIAL AROUND PTH IN IC PACKAGE SUBSTRATE
-
Application No.: US17560004Application Date: 2021-12-22
-
Publication No.: US20220117089A1Publication Date: 2022-04-14
- Inventor: Chong ZHANG , Ying WANG , Junnan ZHAO , Cheng XU , Yikang DENG
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Main IPC: H05K1/16
- IPC: H05K1/16 ; H01L23/498 ; H01L21/48 ; H05K1/11 ; H05K3/00 ; H05K3/42 ; H01F41/04 ; H01F27/28 ; H01F17/00

Abstract:
Embodiments may include inductors with embedded magnetic cores and methods of making such inductors. In an embodiment, an integrated circuit package may include an integrated circuit die with a multi-phase voltage regulator electrically coupled to the integrated circuit die. In such embodiments, the multi-phase voltage regulator may include a substrate core and a plurality of inductors. The inductors may include a conductive through-hole disposed through the substrate core and a plugging layer comprising a dielectric material surrounding the conductive through-hole. In an embodiment, a magnetic sheath is formed around the plugging layer. In an embodiment, the magnetic sheath is separated from the plated through hole by the plugging layer. Additionally, a first layer comprising a dielectric material may be disposed over a first surface of the magnetic sheath, and a second layer comprising a dielectric material may be disposed over a second surface of the magnetic sheath.
Public/Granted literature
- US11696407B2 Core layer with fully encapsulated co-axial magnetic material around PTH in IC package substrate Public/Granted day:2023-07-04
Information query