MEMORY COHERENCE PROTOCOL FOR COMMUNICATING DATA ASSOCIATED WITH A SHARED STATE BETWEEN PROCESSOR CORES
Abstract:
A system and method service memory transaction requests by receiving a memory transaction request for a first memory line from a first processor core of processor cores of a processing system. A second processor core of the processor cores is determined to include the first memory line in a shared state. Data of the first memory line is communicated from the second processor core to the first processor core based on determining that the second processor core comprises the first memory line in a shared state.
Information query
Patent Agency Ranking
0/0