A memory device includes: a rate control circuit configured to: generate a refresh counting value based on a refresh management command and an internal target refresh command, and generate a rate control signal by comparing the refresh counting value with a target value corresponding to temperature information; and a target command issuing circuit configured to: set a target number according to the rate control signal, and issue the internal target refresh command whenever a number of inputs of a normal refresh command reaches the target number.