Invention Grant
- Patent Title: Automatic gain control circuit
- Patent Title (中): 自动增益控制电路
-
Application No.: US12042860Application Date: 2008-03-05
-
Publication No.: US07595692B2Publication Date: 2009-09-29
- Inventor: Takuma Ishida
- Applicant: Takuma Ishida
- Applicant Address: JP Osaka
- Assignee: Panasonic Corporation
- Current Assignee: Panasonic Corporation
- Current Assignee Address: JP Osaka
- Agency: McDermott Will & Emery LLP
- Priority: JP2007-059873 20070309
- Main IPC: H03G3/10
- IPC: H03G3/10

Abstract:
An automatic gain control circuit for controlling the gain of a variable gain amplifier block includes a count control signal generating block, an up-down counter, a gain control signal generating block, and a downcount clock signal generating block. The up-down counter upcounts an upcount clock signal or downcounts a downcount clock signal according to a count control signal generated by the count control signal generating block. The gain control signal generating block generates a gain control signal corresponding to a count value of the up-down counter. The downcount clock signal generating block generates a downcount clock signal whose frequency corresponds to the count value of the up-down counter.
Public/Granted literature
- US20080218268A1 AUTOMATIC GAIN CONTROL CIRCUIT Public/Granted day:2008-09-11
Information query