Invention Grant
US07642173B2 Three-dimensional face-to-face integration assembly 有权
三维面对面整合装配

Three-dimensional face-to-face integration assembly
Abstract:
A via for connecting metallization layers of chips bonded in a face-to-face configuration is provided, as well as methods of fabricating the via. The via may function as an interconnection of metallization layers in three-dimensional, stacked, integrated circuits, and may enable high density, low-resistance interconnection formation.
Public/Granted literature
Information query
Patent Agency Ranking
0/0