Invention Grant
- Patent Title: Semiconductor integrated circuit
- Patent Title (中): 半导体集成电路
-
Application No.: US12100312Application Date: 2008-04-09
-
Publication No.: US07643372B2Publication Date: 2010-01-05
- Inventor: Yoshinobu Yamagami
- Applicant: Yoshinobu Yamagami
- Applicant Address: JP Osaka
- Assignee: Panasonic Corporation
- Current Assignee: Panasonic Corporation
- Current Assignee Address: JP Osaka
- Agency: McDermott Will & Emery LLP
- Priority: JP2007-104823 20070412
- Main IPC: G11C8/08
- IPC: G11C8/08

Abstract:
A semiconductor integrated circuit includes a plurality of memory cells arranged in a matrix, a plurality of word lines corresponding to respective rows of the plurality of memory cells, a plurality of word line drivers for driving the plurality of word lines, respectively, and a plurality of pull-down circuits connected to the plurality of word lines, respectively, for causing voltages of the respective connected word lines to be lower than or equal to a power supply voltage when the respective word lines are in an active state. The word line drivers each have a transistor for causing the corresponding word line to go into the active state. The pull-down circuits each have a pull-down transistor for pulling down the corresponding word line, the pull-down transistor being a transistor having the same conductivity type as that of the transistor included the word line driver for driving the corresponding word line.
Public/Granted literature
- US20080253172A1 SEMICONDUCTOR INTEGRATED CIRCUIT Public/Granted day:2008-10-16
Information query