Invention Grant
- Patent Title: Method and apparatus for detecting linear phase error
- Patent Title (中): 用于检测线性相位误差的方法和装置
-
Application No.: US11371320Application Date: 2006-03-07
-
Publication No.: US07643599B2Publication Date: 2010-01-05
- Inventor: Andre Willis
- Applicant: Andre Willis
- Applicant Address: US CA Menlo Park
- Assignee: SyntheSys Research, Inc.
- Current Assignee: SyntheSys Research, Inc.
- Current Assignee Address: US CA Menlo Park
- Agency: Peninsula IP Group
- Agent Douglas Chaikin
- Main IPC: H04L7/00
- IPC: H04L7/00 ; H04L25/00 ; H04L25/40

Abstract:
Disclosed herein is a method and apparatus used to detect phase error information between edges of an input data signal and a clock signal for use at ultra-high frequencies and where linear phase error information is required. This invention extends the usefulness of a given integrated circuit logic technology to twice the frequency range of application while maintaining the desired linear phase error measurement operation. Flip flops are used to sample the data input signal with the clocking signal and processing is done separately for rising and falling data edges. Analog recombination of phase error information from both edges is then done in a fashion that is not limited by the integrated circuit speed. This invention overcomes limitations of prior methods in that it operates in data applications, provides linear phase error information at very high phase-error bandwidth and can operate at the same maximum speed as the flip flop and logic process technology will allow by operating on bit cells that are a full 1-bit minimum rather than half-bit cells.
Public/Granted literature
- US20060210005A1 Method and apparatus for detecting linear phase error Public/Granted day:2006-09-21
Information query