Invention Grant
- Patent Title: Semiconductor device and method of forming embedded passive circuit elements interconnected to through hole vias
-
Application No.: US12127472Application Date: 2008-05-27
-
Publication No.: US07648911B2Publication Date: 2010-01-19
- Inventor: Reza A. Pagaila , Byung Tai Do , Yaojian Lin
- Applicant: Reza A. Pagaila , Byung Tai Do , Yaojian Lin
- Applicant Address: SG Singapore
- Assignee: STATS ChipPAC, Ltd.
- Current Assignee: STATS ChipPAC, Ltd.
- Current Assignee Address: SG Singapore
- Agent Robert D. Atkins
- Main IPC: H01L21/44
- IPC: H01L21/44 ; H01L23/04 ; H01L29/40

Abstract:
A semiconductor die has a first insulating material disposed around a periphery of the die. A portion of the first insulating material is removed to form a through hole via (THV). Conductive material is deposited in the THV. A second insulating layer is formed over an active surface of the die. A first passive circuit element is formed over the second insulating layer. A first passive via is formed over the THV. The first passive via is electrically connected to the conductive material in the THV. The first passive circuit element is electrically connected to the first passive via. A third insulating layer is formed over the first passive circuit element. A second passive circuit element is formed over the third insulating layer. A fourth insulating layer is formed over the second passive circuit element. A plurality of semiconductor die is stacked and electrically interconnected by the conductive via.
Public/Granted literature
Information query
IPC分类: