Invention Grant
- Patent Title: Semiconductor device including test element group and method for testing therefor
- Patent Title (中): 包括测试元件组的半导体器件及其测试方法
-
Application No.: US12081932Application Date: 2008-04-23
-
Publication No.: US07649376B2Publication Date: 2010-01-19
- Inventor: Tomohiro Tsuchiya
- Applicant: Tomohiro Tsuchiya
- Applicant Address: JP Tokyo
- Assignee: Elpida Memory, Inc.
- Current Assignee: Elpida Memory, Inc.
- Current Assignee Address: JP Tokyo
- Agency: McGinn IP Law Group PLLC
- Priority: JP2007-117071 20070426
- Main IPC: G01R31/26
- IPC: G01R31/26

Abstract:
A semiconductor device, in which a test element group (TEG) including check patterns is formed together with a chip on a wafer so as to measure electric characteristics thereof, includes an interface circuit for selecting the check pattern from the test element group, a protection resistor connected in series with the test element group so as to protect the test element group, and a dummy element connected in series with the test element group. It allows the TEG test, which can be performed after packaging, to be easily performed at a high precision irrespective of dispersions of parasitic resistances and protection resistors. The test result is corrected based on the calculated values of the parasitic resistance and protection resistor and is then stored in a specific table form, wherein a pass/fail decision is made as to whether or not the test result falls within the prescribed range.
Public/Granted literature
- US20080265928A1 Semiconductor device and test method therefor Public/Granted day:2008-10-30
Information query