Invention Grant
- Patent Title: Method of manufacturing a semiconductor device that includes forming a via hole through a reaction layer formed between a conductive barrier and a wiring
- Patent Title (中): 一种制造半导体器件的方法,包括通过形成在导电屏障和布线之间的反应层形成通孔
-
Application No.: US11892925Application Date: 2007-08-28
-
Publication No.: US07651941B2Publication Date: 2010-01-26
- Inventor: Takashi Ishigami
- Applicant: Takashi Ishigami
- Applicant Address: JP Kawasaki, Kanagawa
- Assignee: NEC Electronics Corporation
- Current Assignee: NEC Electronics Corporation
- Current Assignee Address: JP Kawasaki, Kanagawa
- Agency: McGinn IP Law Group, PLLC
- Priority: JP2006-233819 20060830
- Main IPC: H01L21/4763
- IPC: H01L21/4763

Abstract:
Provided are: a method of manufacturing semiconductor device which has multilayer interconnection in a damascene structure and a conductive barrier film such as CoWP film, and which has more excellent electric characteristics than a conventional one. To this end, when a via hole reaching a lower wiring is formed, a reaction layer formed between a conductive barrier film and the lower wiring and remaining on the surface of the lower wiring is removed. Thus, at an interface where a lower surface of the via and the lower wiring are joined, the reaction layer, formed between the conductive barrier film and the lower wiring, does not exist, so that the via resistance can be sufficiently reduced.
Public/Granted literature
- US20080057698A1 Method of manufacturing semiconductor device Public/Granted day:2008-03-06
Information query
IPC分类: