Invention Grant
- Patent Title: Instruction dispatch scheduler employing round-robin apparatus supporting multiple thread priorities for use in multithreading microprocessor
- Patent Title (中): 指令调度调度器使用支持多线程优先级的循环设备,用于多线程微处理器
-
Application No.: US11087070Application Date: 2005-03-22
-
Publication No.: US07657883B2Publication Date: 2010-02-02
- Inventor: Michael Gottlieb Jensen
- Applicant: Michael Gottlieb Jensen
- Applicant Address: US CA Sunnyvale
- Assignee: MIPS Technologies, Inc.
- Current Assignee: MIPS Technologies, Inc.
- Current Assignee Address: US CA Sunnyvale
- Agency: Sterne, Kessler, Goldstein & Fox PLLC
- Main IPC: G06F9/45
- IPC: G06F9/45 ; G06F9/30

Abstract:
A dispatch scheduler in a multithreading microprocessor is disclosed. Each of N concurrently executing threads has one of P priorities. P N-bit round-robin vectors are generated, each being a 1-bit left-rotated and subsequently sign-extended version of an N-bit 1-hot input vector indicating the last thread selected for dispatching at the priority. N P-input muxes each receive a corresponding one of the N bits of each of the P round-robin vectors and selects the input specified by the thread priority. Selection logic selects an instruction for dispatching from the thread having a dispatch value greater than or equal to any of the threads left thereof in the N-bit input vectors. The dispatch value of each of the threads comprises a least-significant bit equal to the corresponding P-input mux output, a most-significant bit that is true if the instruction is dispatchable, and middle bits comprising the priority of the thread.
Public/Granted literature
Information query