A device includes a substrate, a first gate, a second gate, and a third gate. The substrate has a first active region and a second active region. The first gate is configured in a first loop structure around the first active region. The second gate is configured in a second loop structure around the second active region, and the third gate is configured in a third loop structure around the first gate and the second gate.